2008 International Conference on Reconfigurable Computing and FPGAs
ReConFig 2008
Table of Contents

Preface xi
Organizing Committee xiii
Program Committee xiv
Reviewers xvi

General Session 1 - Applications 1
Reconfigurable PDA for the Visually Impaired Using FPGAs 1
Xuan Zhang, Cesar Ortega-Sanchez, and Iain Murray
Embedded Harmonic Control for Trajectory Planning in Large Environments 7
Cesar Torres-Huitzil, Bernard Girau, Amine Boumaza, and Bruno Scherrer
Flexible Architecture for Three Classes of Optical Flow Extraction Algorithms 13
José Hugo Barrón-Zambrano, Cesar Torres-Huitzil, and Mauricio Cerda

General Session 2 - Processors 1
Automatic Synthesis of Multiprocessor Systems from Parallel Programs
under Preemptive Scheduling 19
Harold Ishebabi, Philipp Mahr, and Christophe Bobda
Design and Implementation of a Resource-Efficient Communication Architecture
for Multiprocessors on FPGAs 25
Xiaofang Wang and Swetha Thota
Automatic Instruction-Set Extensions with the Linear Complexity Spiral Search 31
Carlo Galuzzi, Dimitris Theodoropoulos, Roel Meeuws, and Koen Bertels

General Session 3 - Applications 2
A Real-Time Embedded System for Stereo Vision Preprocessing Using an FPGA 37
Anders Kjar-Nielsen, Lars Baunegaard With Jensen, Anders Stengaard Sorensen,
and Norbert Krüger
Finite Precision Analysis of the 3GPP Standard Turbo Decoder for Fixed-Point Implementation in FPGA Devices .................................................................................................................................. 43
  Anabel Morales-Cortés, R. Parra-Michel, Luis F. González-Pérez, and Gabriela Cervantes T.

Parallel Processor for 3D Recovery from Optical Flow .................................................................................................................................. 49
  José Hugo Barrón-Zambrano, Fernando Martín del Campo-Ramírez, and Miguel Arias-Estrada

A Reconfigurable Platform for Frequent Pattern Mining .................................................................................................................................. 55
  Song Sun, Michael Steffen, and Joseph Zambreno

General Session 4 - Reconfigurability

A Framework for the Exploration of RTOS Dedicated to the Management of Hardware Reconfigurable Resources .................................................................................................................................. 61
  J.C. Prevotet, A. Benkhelifa, B. Granado, E. Huck, B. Miramond, F. Verdier, D. Chillet, and S. Pillement

Optimizing Partial Reconfiguration of Multi-context Architectures .................................................................................................................................. 67
  Sven Eisenhardt, Tobias Oppold, Thomas Schweizer, and Wolfgang Rosenstiel

Automatic Construction of Large-Scale Regular Expression Matching Engines on FPGA .................................................................................................................................. 73
  Yi-Hua E. Yang and Viktor K. Prasanna

A Hardware Task-Graph Scheduler for Reconfigurable Multi-tasking Systems .................................................................................................................................. 79
  Juan Antonio Clemente, Carlos González, Javier Resano, and Daniel Mozos

General Session 5 - Processors 2

Optimized Architectural Synthesis of Fixed-Point Datapaths .................................................................................................................................. 85
  Gabriel Caffarena, Juan A. López, Gerardo Leyva, Carlos Carreras, and Octavio Nieto-Taladriz

Developing an MMX Extension for the MicroBlaze Soft Processor .................................................................................................................................. 91
  Manuel Hernández Calvino, Sergio Rubén, Geninatti, and José Ignacio Benavides Benítez

General Session 6 - Methodologies 1

An ILP Formulation for the Task Graph Scheduling Problem Tailored to Bi-dimensional Reconfigurable Architectures .................................................................................................................................. 97
  F. Redaelli, M.D. Santambrogio, and S. Ogreneci Memik

Architectural Model and Resource Estimation for Distributed Hardware Implementation of Discrete Signal Transforms .................................................................................................................................. 103
  Rafael A. Arce-Nazario, Manuel Jiménez, and Domingo Rodríguez

A Reconfiguration-Aware Floorplacer for FPGAs .................................................................................................................................. 109
  A. Montone, F. Redaelli, M.D. Santambrogio, and S. Ogreneci Memik

The Effect of LUT and Cluster Size on a Tree Based FPGA Architecture .................................................................................................................................. 115
  Umer Farooq, Zied Marrakchi, Hayder Mrabet, and Habib Mehrez
General Session 7 - Methodologies 2

Enhanced Methodology and Tools for Exploring Domain-Specific Coarse-Grained FPGAs

Husain Parvez, Zied Marrakchi, and Habib Mehrez

Integrating Logic Analyzer Functionality into VHDL Designs

G. Knittel, S. Mayer, and C. Rothlaender

Loop Transformations to Reduce the Dynamic FPGA Reconfiguration Overhead

Tom Degryse, Karel Bruneel, Harald Devos, and Dirk Straubandt

Leveraging Firmware in Multichip Systems to Maximize FPGA Resources: An Application of Self-Partial Reconfiguration

Juan Galindo, Eric Peskin, Brad Larson, and Gene Roylance

Finite Domain Constraints Based Delay Aware Placement Tool for FPOAs

Rohit Saraswat and Brandon Eames

General Session 8 - Processors 3 and Applications 3

Arithmetic Operations and Their Energy Consumption in the Nios II Embedded Processor

David M. Cambre, Eduardo Boemo, and Elías Todorovich

Operating System for Symmetric Multiprocessors on FPGA

Pablo Huerta, Javier Castillo, Carlos Sánchez, and Jose Ignacio Martínez

Dynamically Reconfigurable Split Cache Architecture

Luiza M.N. Coutinho, Jose L.D. Mendes, and Carlos A.P.S. Martins

Configurable-System-on-Programmable-Chip for Power Electronics Control Applications

Armando Astarloa, Unai Bidarte, Jesús Lázaro, Jon Andreu, and Jose Luis Martín

Parallel Backprojector for Cone-Beam Computer Tomography

Nikolay Sorokin

General Session 9 - Systems on Chip

Key Research Issues for Reconfigurable Network-on-Chip

R. Dafali, J.-Ph. Diguet, and M. Sevaux

SoC-MPI: A Flexible Message Passing Library for Multiprocessor Systems-on-Chips

Philipp Mahr, Christian Lörcher, Harold Ishebabi, and Christophe Bobda

Design Space Exploration and Performance Analysis for the Modular Design of CVS in a Heterogeneous MPSoC

Z. Jian Jia, Tomás Bautista, Antonio Núñez, Cayetano Guerra, and Mario Hernández

General Session 10 - Reconfiguration and Methods

Part-E - A Tool for Reconfigurable System Design

Elmar Weber, Florian Dittmann, and Norma Montealegre

VIS2SOUND on Reconfigurable Hardware

C. Morillas, J.P. Cobos, F.J. Pelayo, A. Prieto, and S. Romero
A Fast Emulation-Based NoC Prototyping Framework ................................................................. 211

Yana E. Krasteva, Francisco Criado, Eduardo de la Torre, and Teresa Riesgo

Power-Efficient High Throughput Reconfigurable Datapath Design for Portable Multimedia Devices ............................................................................................................................................................................. 217

Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala, and Pasquale Corsonello

Track on Bioinspired Reconfigurable Computing Systems and Self-Adaptive Computing 1

Reconfigurability-Aware Structural Mapping for LUT-Based FPGAs ......................................................... 223

Karel Bruneel and Dirk Stroobandt

Fast Implementation of a Bio-inspired Model for Decentralized Gathering ......................................................... 229

Bernard Girau and Cesar Torres-Huitzel

Game-Theoretic Approach for Temperature-Aware Frequency Assignment with Task Synchronization on MP-SoC ........................................................................................................................................................................... 235

Diego Puschini, Fabien Clermidy, Pascal Benoit, Gilles Sassatelli, and Lionel Torres

Track on Bioinspired Reconfigurable Computing Systems and Self-Adaptive Computing 2

A Hybrid FPGA/Coarse Parallel Processing Architecture for Multi-modal Visual Feature Descriptors ............................................................................................................................................................................. 241

Lars Baunegaard With Jensen, Anders Kjar-Nielsen, Javier Díaz Alonso, Eduardo Ros, and Norbert Krüger

Design and Implementation of Adaptive Viterbi Decoder for Using A Dynamic Reconfigurable Processor ........................................................................................................................................................................... 247

Yuken Kishimoto, Shinichiro Haruyama, and Hideharu Amano

Dynamic Self-Rescheduling of Tasks over a Heterogeneous Platform ........................................................................................................... 253

Alécio P.D. Binotto, Edison P. Freitas, Marcelo Götz, Carlos E. Pereira, André Stork, and Tony Larsson

Track on High Performance Reconfigurable Computing 1

Sequence Alignment with Traceback on Reconfigurable Hardware ................................................................. 259

Scott Lloyd and Quinn O. Snell

A Message-Passing Hardware/Software Co-simulation Environment to Aid in Reconfigurable Computing Design Using TMD-MPI ........................................................................................................................................................................... 265

Manuel Saldana, Emanuel Ramalho, and Paul Chow

FPGA Implementation of Pseudo Random Number Generators for Monte Carlo Methods in Quantitative Finance ........................................................................................................................................................................... 271

Simon Banks, Philip Beadling, and Andras Ferencz

A Pthreads-Based MPI-1 Implementation for MMU-Less Machines ........................................................................................................... 277


A Hardware Filesystem Implementation for High-Speed Secondary Storage ................................................................. 283

Ashwin A. Mendon and Ron Sass
Track on High Performance Reconfigurable Computing 2

A Real-Time FPGA Based Platform for Applications in Mechatronics ................................................................. 289
Roque A. Osornio-Rios, Rene de J. Romero-Troncoso, Luis Morales-Velazquez,
J. Jesus de Santiago-Perez, Rooney de J. Rivera-Guillen,
and J. de Jesus Rangel-Magdaleno

Disparity Map Hardware Accelerator ................................................................. 295
Humberto Calderón, Jesús Ortiz, and Jean-Guy Fontaine

A Novel Rekeying Message Authentication Procedure Based on Winternitz OTS and Reconfigurable Hardware Architectures ................................................................. 301
Abdulhadi Shoufan, Sorin A. Huss, Oliver Kelm, and Sebastian Schipp

A Temporal Partitioning Methodology for Reconfigurable High Performance Computers ................................................................. 307
Paulo S. Brandao do Nascimento, Victor W.C. de Medeiros, Viviane L.S. Souza,
Abner C. Barros, and Manoel Eusebio de Lima

Power Consumption Reduction Explorations in Processors by Enhancing Performance Using Small ESL Reprogrammable eFPGAs ................................................................. 313
Syed Zahid Ahmed, Julien Eydoux, Michael Fernandez, Laurent Rougé,
Gilles Sassatelli, and Lionel Torres

Track on Reconfigurable Computing for DSP and Communications 1

Reconfigurable Cell Architecture for Systolic and Pipelined Computing Datapaths .............................................. 319
Abdulrahman Hanoun, Friedrich Mayer-Lindenberg, and Bassel Soudan

Implementations and Optimizations of Pipeline FFTs on Xilinx FPGAs ................................................................. 325
Bin Zhou and David Hwang

Generalised Parallel Bilinear Interpolation Architecture for Vision Systems ................................................................. 331
Suhaib A. Fahmy

Track on Reconfigurable Computing for DSP and Communications 2

An FFT/IFFT Design versus Altera and Xilinx Cores ................................................................. 337
C. Gonzalez-Concejero, V. Rodellar, A. Alvarez-Marquina, E. Martinez de Icaya,
and P. Gomez-Vilda

Using a CSP Based Programming Model for Reconfigurable Processor Arrays ................................................................. 343
Zain-ul-Abdin and Bertil Svensson

A Novel FPGA Implementation of a Wideband Sonar System for Target Motion Estimation ................................................................. 349
Sheng Cheng, Chien-Hsun Tseng, and Marina Cole

Hybrid Architecture for Data-Dependent Superimposed Training in Digital Receivers ................................................................. 355
Fernando Martín del Campo, René Cumplido, Roberto Perez-Andrade,
and A.G. Orozco-Lugo
Track on Reconfigurable Computing for DSP and Communications 3

A Comparison of Approaches for High-Level Power Estimation of LUT-Based DSP Components ................................................................. 361

Ruzica Jevtic, Carlos Carreras, and Domenik Helms
FPGA Implementation of a Modulated Complex Lapped Transform for Watermarking Systems .................................................................................. 367

Jose Juan Garcia-Hernandez, Claudia Feregrino-Uribe, and Rene Cumplido
Universal Wavelet Kernel Implementation Using Reconfigurable Hardware .............................................................................................. 373

Christophe Desmouliers, Erdal Oruklu, and Jafar Saniie
Design and Implementation of a Multi-standard Interleaver for 802.11a, 802.11n, 802.16e & DVBS Standards .......................................................... 379

Carlos R. Sánchez-Ortiz, R. Parra-Michel, and M.E. Guzmán-Rentería

Track on Reconfigurable Computing for Security and Cryptography 1

Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings ...................................................................................... 385

Knut Wold and Chik How Tan
Parametric, Secure and Compact Implementation of RSA on FPGA ....................................................................................................................... 391

Ersin Öksüzoglu and Erkay Savaş
FPGA Implementation of an Elliptic Curve Cryptosystem over GF(3^m) .................................................................................................................. 397

Ilker Yavuz, Siddika Berna Örs Yalçin, and Çetin Kaya Koç

Track on Reconfigurable Computing for Security and Cryptography 2

Enhanced Correlation Power Analysis Using Key Screening Technique .......................................................................................................... 403

Toshihiro Katashita, Akashi Satoh, Takeshi Sugawara, Naofumi Homma, and Takeshi Aoki
Enhancing an Embedded Processor Core with a Cryptographic Unit for Speed and Security .................................................................................. 409

Övünç Kocabaş, Erkay Savaş, and Johann Großschädl
Triple Rail Logic Robustness against DPA ....................................................................................................................................................... 415

Victor Lomné, Thomas Ordas, Philippe Maurine, Lionel Torres, Michel Robert, Rafael Soares, and Ney Calazans
FPGA Implementation and Performance Evaluation of AES-CCM Cores for Wireless Networks ............................................................................ 421

Ignacio Algredo-Badillo, Claudia Feregrino-Uribe, René Cumplido, and Miguel Morales-Sandoval
High Performance Implementation of a Public Key Block Cipher - MQQ, for FPGA Platforms ............................................................................. 427

Mohamed El-Hadedy, Danilo Gligoroski, and Svein J. Knapskog
Power Consumption Estimations vs Measurements for FPGA-Based Security Cores ............................................................................................ 433

Dimitrios Meintanis and Ioannis Papaefstathiou
Track on Reconfigurable Computing for Security and Cryptography 3

Celator: A Multi-algorithm Cryptographic Co-processor .................................................................................................................................. 438
  Daniele Fronte, Annie Perez, and Eric Payrat

A Reversible Data Hiding Algorithm for Radiological Medical Images and Its Hardware Implementation .......................................................................................................................... 444
  Z. Jezabel Guzmán Zavaleta, Claudia Feregrino Uribe, and René Cumplido

Forward-Secure Content Distribution to Reconfigurable Hardware .......................................................................................................................... 450
  David Champagne, Reouven Elbaz, Catherine Gebotys, Lionel Torres, and Ruby B. Lee

Author Index .......................................................................................................................................................................................................................... 456
ReConFig08 Program committee

General Sessions

<table>
<thead>
<tr>
<th>Alastair Smith</th>
<th>Guy Lemieux</th>
<th>Neil Bergman</th>
</tr>
</thead>
<tbody>
<tr>
<td>Andres García</td>
<td>Heitor Lopes</td>
<td>Oliver Diessel</td>
</tr>
<tr>
<td>Andres Upegui</td>
<td>João Cardoso</td>
<td>Oswaldo Cadenas</td>
</tr>
<tr>
<td>Bernard Girau</td>
<td>José Ignacio Martinez</td>
<td>Paris Kitsos</td>
</tr>
<tr>
<td>Carl Ebeling</td>
<td>Juergen Becker</td>
<td>Pascal Benoit</td>
</tr>
<tr>
<td>Carlos Llanos</td>
<td>Koji Nakano</td>
<td>Peter Athanas</td>
</tr>
<tr>
<td>Carlos Valderrama</td>
<td>Lionel Torres</td>
<td>Rene Cumplido</td>
</tr>
<tr>
<td>Cesar Torres</td>
<td>Marco Domenico</td>
<td>René Romero-Troncoso</td>
</tr>
<tr>
<td>Christophe Bobda</td>
<td>Santambrogio</td>
<td>Reouven Elbaz</td>
</tr>
<tr>
<td>Claudia Feregrino</td>
<td>Marco Platzner</td>
<td>Roger Woods</td>
</tr>
<tr>
<td>Debatosh Debnath</td>
<td>Marek Gorgon</td>
<td>Scott Hauck</td>
</tr>
<tr>
<td>Dominique Lavenier</td>
<td>Martin Langhammer</td>
<td>Sergio Lopez-Buedo</td>
</tr>
<tr>
<td>Eduardo Boemo</td>
<td>Masahiro Iida</td>
<td>Shawki Areibi</td>
</tr>
<tr>
<td>Eduardo Marques</td>
<td>Masanari Hariyama</td>
<td>Suhaib Fahmy</td>
</tr>
<tr>
<td>Fernando Gehm Moraes</td>
<td>Mazen Saghir</td>
<td>Tulika Mitra</td>
</tr>
<tr>
<td>Fernando Pardo</td>
<td>Michael Huebner</td>
<td>Volodymyr Kindratenko</td>
</tr>
<tr>
<td>Gustavo Sutter</td>
<td>Miguel Arias</td>
<td>William Marnane</td>
</tr>
<tr>
<td>Guy Gogniat</td>
<td>Miriam Leeser</td>
<td>Yahir Hernandez</td>
</tr>
</tbody>
</table>

High Performance Reconfigurable Computing

<table>
<thead>
<tr>
<th>Aravind Dasu</th>
<th>Jean-Pierre Schoellkopf</th>
<th>Matthias Fouquet-Lapar</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dan Poznanovic</td>
<td>Leandro Indrusiak</td>
<td>Maya Gokhale</td>
</tr>
<tr>
<td>Daniel Denning</td>
<td>Loic Lagadec</td>
<td>Melissa Smith</td>
</tr>
<tr>
<td>Duncan Buell</td>
<td>Luigi Carro</td>
<td>Nicolas Navet</td>
</tr>
<tr>
<td>Eric Stahlberg</td>
<td>Luis Gomes</td>
<td>Norbert Wehn</td>
</tr>
<tr>
<td>Gilles Sassatelli</td>
<td>Manuel Moreno</td>
<td>Volodymyr Kindratenko</td>
</tr>
<tr>
<td>Herman Lam</td>
<td>Martin Herbord</td>
<td>Yann Thoma</td>
</tr>
<tr>
<td>Jean-Philippe Diguet</td>
<td>Martin Langhammer</td>
<td></td>
</tr>
</tbody>
</table>

Reconfigurable Computing for Security and Cryptography

<table>
<thead>
<tr>
<th>Akashi Satoh</th>
<th>Jean-Pierre Seifert</th>
<th>Odysseas Koufopavlou</th>
</tr>
</thead>
<tbody>
<tr>
<td>Axel Poschmann</td>
<td>Joan Daemen</td>
<td>Paris Kitsos</td>
</tr>
<tr>
<td>Catherine Gebotys</td>
<td>Johannes Wokerstorfer</td>
<td>Pasin Israsena</td>
</tr>
<tr>
<td>David Champagne</td>
<td>Jorge Guajardo</td>
<td>Patrick Schaumont</td>
</tr>
<tr>
<td>Elisabeth Oswald</td>
<td>Kris Gaj</td>
<td>Ramesh Karri</td>
</tr>
<tr>
<td>Emanuel Popovici</td>
<td>Lejla Batina</td>
<td>Reouven Elbaz</td>
</tr>
<tr>
<td>Francois-Xavier</td>
<td>Máire McLoone</td>
<td>Saar Drimer</td>
</tr>
<tr>
<td>Standaert</td>
<td>Mohammed Benaissa</td>
<td>Sylvain Guilley</td>
</tr>
<tr>
<td>Guy Gogniat</td>
<td>Nachiketh Potlapally</td>
<td>Viktor Fischer</td>
</tr>
</tbody>
</table>

xiv
Reconfigurable Computing for DSP and Communications

Alastair Smith
Brad Quinton
Christophe Moy
Christos-Savvas Bouganis
Gabriel Caffarena
Irwin Kennedy
Jim Hwang
Juanjo Noguera
Laurence Turner
Leonel Sousa
Martin Herbordt
Ricardo Reis
Suhaib Fahmy

Bioinspired Reconfigurable Computing Systems and Self-Adaptive Computing

Andres Upegui
Arnaud Tisserand
Benjamin Schrauwen
Bernard Girau
Camel tanougast
Cesar Torres
Eduardo Sanchez
Erika Cota
Fabien Clermidy
Fernanda Kastensmidt
Fernando Gehm Moraes
Gilles Sassatelli
Guy Gogniat
Hartmut Schmeck
Hélène Paugam-Moisy
Hugo Barron
Hugues Berry
J. Manuel Moreno
Arostegui
Jean-Philippe Diguet
Lionel Torres
Marco Nuno-Maganda
Mauricio Cerda
Michael Hübner
Michiel D'Haene
Mounir Benabdenbi
Ney Calazans
Nicolas Ventroux
Olivier Heron
Pascal Benoit
ReConFig08 Additional Reviewers

Aaron Wood       Nozomu Togawa
Aerssens Matthieu Nuno Sebastiao
Ahmed Elhossini  Philipp Mahr
Ali Akbar Zarezadeh Ricardo Chessini Bose
Ali Al Ghouwayel  Ricardo Menotti
Antony Savich     Romain Vaslin
Benjamin Ylvisaker Rosemary Francis
Brian Van Essen   Samuel Antao
Carlos Eric Lima  Sandeep S. Kumar
Christian Plessl  Scott Chin
Christian Schuck  Stephen Friedman
Damien Picard     Thomas Ilnseher
Diana Goehringer  Tiago Dias
Enno Lubbers      Timo Lehnigk
Farhad Mehdipour  Timo Stripf
Fernando Matin Del Toshiaki Miyazaki
Campero           Tsutomu Maruyama
Francesco Bruschi Vanderle Bonato
Frederico Pratas  Vincenzo Rana
Gerardo Leyva     Yasushi Inoguchi
Heiner Giebers    Yohei Hori
Hidetomo Shibamura Yuichiro Shibata
Hongzhi Wang      Zoltan Rakosi
Javier Gonzalez-Bayon
Javier Hormigo
José Arnaldo de Holanda
Julien Delorme
Junji Kitamichi Kazutoshi Kobayashi
Kentaro Sano      Vanderle Bonato
Kevin Cheng       Vincenzo Rana
Loig Godard       Yasushi Inoguchi
Martin Herbordt   Yohei Hori
Masaru Fukushi    Yuichiro Shibata
Mathieu Giraud    Zoltan Rakosi
Matthias Alles    Nozomu Togawa
Michael Haselman  Nuno Sebastiao
Mingda Huang      Philipp Mahr
Minoru Watanabe   Ricardo Chessini Bose
Morihiro Kuga     Ricardo Menotti
Motoki Amagasaki  Romain Vaslin
Nele Mentens      Rosemary Francis
                      Samuel Antao
                      Sandeep S. Kumar
                      Scott Chin
                      Stephen Friedman
                      Thomas Ilnseher
                      Tiago Dias
                      Timo Lehnigk
                      Timo Stripf
                      Toshiaki Miyazaki
                      Tsutomu Maruyama
                      Vanderle Bonato
                      Vincenzo Rana
                      Yasushi Inoguchi
                      Yohei Hori
                      Yuichiro Shibata
                      Zoltan Rakosi
Preface

This book presents the proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig08) held in Cancun, Mexico, in December 3-5, 2008. This conference seeks to promote the use of reconfigurable computing and FPGA technology for research, education, and applications, covering from hardware architectures and devices to custom computers and high performance systems. ReConFig08 was organized by the National Institute for Astrophysics, Optics and Electronics (INAOE) of Mexico in collaboration with the Laboratory of Informatics, Robotics and Microelectronics from Montpellier (LIRMM), France.

For ReConFig08, submissions were invited for general sessions as well as the following special tracks on reconfigurable computing applications: High Performance Reconfigurable Computing, Reconfigurable Computing for Security and Cryptography, Reconfigurable Computing for DSP and Communications, Bioinspired Reconfigurable Computing Systems and Self-Adaptive Computing.

Overall, including general sessions and special tracks, 125 submissions were received from 32 countries: Argentina, Australia, Belgium, Bolivia, Brazil, Canada, Colombia, Cuba, Denmark, Egypt, France, Germany, Greece, India, Ireland, Israel, Italy, Japan, Mexico, Netherlands, New Zealand, Norway, Pakistan, Puerto Rico, Russia, Spain, Sweden, Turkey, United Arab Emirates, United Kingdom, United States, and Uruguay. After a peer-review process, 76 papers were accepted for inclusion in these proceedings.

On behalf of the program and organizing committees, it is our pleasure to express our deep gratitude to everyone who contributed in any way to the success of the conference and the conclusion into these proceedings. We would like to thank all the members of the program committee and reviewers for their invaluable time and effort in the review process and to provide constructive feedback to authors. We are very grateful to the members of the organizing committee whose hard work made the vision of the ReConFig08 a reality. Also we acknowledge the cooperation provided by the IEEE Computer Society to produce these proceedings.

Last but not least, we thank all authors who contributed to this conference for sharing their novel ideas, methods and results with the research community in the growing and developing field of Reconfigurable Computing and FPGA technology. We hope that you enjoy the conference, the reading of these proceedings and find them as a source of inspiration for further developments.

Cesar Torres
Lionel Torres
René Cumplido
A Hybrid FPGA/Coarse Parallel Processing Architecture for Multi-modal Visual Feature Descriptors

Lars Baunegaard With Jensen†, Anders Kjær-Nielsen†, Javier Díaz Alonso‡, Eduardo Ros‡ and Norbert Krüger†

† The Mærsk Mc-Kinney Møller Institute, University of Southern Denmark, Campusvej 55, DK-5230 Odense, Denmark
Email: {lbwj, akn, norbert}@mmmi.sdu.dk

‡ Dept. Arquitectura y Tecnología de Computadores E.T.S.I. Informática, C/ Periodista Daniel Saucedo, s/n E-18071 Granada, Spain
Email: {jdiaz, eduardo}@atc.ugr.es

Abstract

This paper describes the hybrid architecture developed for speeding up the processing of so-called multi-modal visual primitives which are sparse image descriptors extracted along contours. In the system, the first stages of visual processing are implemented on FPGAs due to their highly parallel nature whereas the higher stages are implemented in a coarse parallel way on a multicore PC. A significant increase in processing speed could be achieved (factor 11.5) as well as in terms of latency (factor 3.3). These factors can be further increased by optimizing the processes implemented on the multicore PC.

1. Introduction

Different levels of visual processing contain a different amount of complexity and regularity. It is known that at early stages of visual processing (in the following called ‘early vision’) in humans, local feature extraction processes are performed at each retinal location along the sensory processing path [7, 8]. Consequently also in many artificial vision systems such regular processes take place at the first levels (see, e.g., [14]). Such processes can be easily programmed and computed efficiently on FPGAs or other highly parallel platforms such as GPUs.

In contrast to such early operations, it is known that higher level visual processes (in the following called ‘early cognitive vision’, see also [17]) are much less regular and are based on discrete entities (often even of symbolic nature) that even vary in their shape and parameterization depending on the local signal (see, e.g., [15]). Moreover, while processes on the level of ‘early vision’ can be represented in general as matrices (close to the original image structure) on higher levels ‘lists’ are usually the more appropriate structure. Hence, such processes can not be as easily implemented on highly parallel computational devices.

Moreover, at higher levels of visual processing important information is coded as second- and higher order relations of such discrete entities, leading to an exponential increase in size of a highly structured but also largely inhomogeneous state space. Hence condensation of the data is required [12] that makes reasoning operations in this relational space feasible. Furthermore these processes are difficult to implement on parallel hardware and are in general preferred to be programmed on more sequential architectures due to their inherent complexity.

In this work, we present a system in which real-time processing on these two different levels becomes realised by making use of a hybrid computer architecture containing highly parallel hardware (FPGAs) for the computation of information at early vision stages as well as coarse parallel computation for higher levels (see figure 1).

In our system, stereo information is processed. As a front end, our system makes use of an additional ‘small’ FPGA that performs basic image operations such as cutting regions of interest as well as undistortion and rectification that can be seen as simple extensions of the camera signal [10] (representing a smart image acquisition system with embedded
processing on the FPGA device). Our vision system is a general purpose system that is currently used in two European projects addressing robotics [1] and driver assistance [6] (for some publications based on our representations, see e.g., [11, 17]).

The paper is structured as follows: In section 2, an overview of the system architecture is given. In section 3, the preprocessing and early vision processing on FPGAs is described. In section 4, the higher levels of our visual representation are briefly described as well as our real-time implementation on a 4-core PC. In section 5, we give measurements of computation time of the subcomponents and compare it to a purely sequential processing. Section 6 concludes and suggests future work.

2. System architecture

The system architecture realises different stages of visual processing on different hardware components. Camera associated functions are performed on a small FPGA in a tight loop with the camera. Linear and non-linear filtering processes (mainly ordinary convolutions and pixel-wise normalisations) are realised on a larger FPGA. This pixel-wise information then becomes condensed into local descriptors (called primitives) that represent discrete and sparse positions in the image in a list structure that is then compared in the stereo matching phase. Due to the inherent complexity this is done on a (coarse parallel) PC.

In more technical terms, the hybrid system consists of two Pike F-421C cameras, two FPGAs and two PCs as sketched in figure 1. On the first stage — preprocessing — the cameras are connected to an FPGA using IEEE 1394a. This FPGA handles undistortion and rectification of the images (see, e.g., [5]) in addition to controlling the camera, e.g., synchronized triggering. At the next stage — early vision — the undistorted and rectified images are passed on to another FPGA using a direct custom connection. This FPGA is part of a PCI board placed in a PC running Windows. This PC reads out the results from the FPGA — the original image and different filter responses for each camera — and sends the images using gigabit Ethernet to last stage — early cognitive vision. At this last stage the condensation of multi-modal primitives (explained in section 4) is taking place on a multi core PC running Ubuntu.

3. Preprocessing and early vision on FPGAs

This section describes the hardware and algorithms used and developed for the first two stages (as shown in Figure 1). First a brief description of the preprocessing stage is given followed by a more elaborated description of the processes taking place on the early vision stage.

3.1. Preprocessing

The preprocessing is handled by a Spartan 3 FPGA using the IEEE 1394a bus for communication with the cameras. It handles all camera control including synchronous triggering. The processes performed on the FPGA include the following: Bayer pattern demosaicing, region of interest control and rectification and undistortion.

The FPGA handles two modes of operation: the downsampling mode where the original 2048x2048 image is downsampled to 512x512, or region of interest where a 512x512 part of the original image is extracted. The hardware and processes for this stage are explained in detail in [10].

3.2. Local features computation

Local image features, magnitude, phase and orientation can be extracted using Quadrature filters. In our system, these filters are computed using the Hilbert transform of the Gaussian derivative as described in [3]. Concerning the constraints of real-time embedded systems, we will focus on second order Gaussian derivatives because they represent a good trade-off between accuracy and resource consumption. In our architecture, we use 9 tap kernels with peak frequency of \( f_0 = 0.21 \text{pixels}^{-1} \) and bandwidth \( \beta = 0.1 \text{pixels}^{-1} \) as utilized in [3]. This derivative order is able to provide high accuracy at a reasonable system cost.

The details about the different computation stages required could be found in [3] and can be summarized as follows:

1. Separable convolution using Second order Gaussian derivatives \( G_{xx}, G_{xy}, \) and \( G_{yy} \) and their Hilbert transforms \( H_{xx}, H_{xy}, H_{yx}, \) and \( H_{yy} \).

2. Linear filter combination and steering at 8 orientations.

After these two stages, we have 8 complex numbers for each pixel corresponding to the different orientations and even-odd filter output pairs. The next stage is the computation of the local features (magnitude, phase and orientation). In order to do that, we need to interpolate the feature values computed from this set of outputs. We will focus on the tensor-based Haglund’s approach [4]. Based on a local tensor that projects the different orientations, information can be computed as described in equations (1-3). In these equations, \( j \) stands for the complex unit and \( i \) for the oriented filter number (1-8). The even and odd filter convolution outputs are represented by \( e \) and \( s \). Finally, \( M_{local} \), stands for the local magnitude, \( \theta_{local} \) for the orientation and \( \phi_{local} \) for
Figure 1. System architecture. From bottom up, the data stream is processed by different platforms. After the images are captured from the cameras they are rectified in an FPGA platform (this can be considered a specific purpose embedded system that delivers undistorted and rectified images). This data stream is then transferred to a FPGA based PCI co-processing board that extracts the low level vision cues (local magnitude, orientation and phase). High performance computing engines embedded in the FPGA devices allow efficient handling of regular processing path. Finally, software modules perform the condensation and stereo computation using coarse parallelism on multicore PCs.

\[
M_{local} = \frac{\sum_i \sqrt{c_i^2 + s_i^2}}{N}
\]

\[
\theta_{local} = \frac{1}{2} \arg \left( \sum_i (c_i^2 + s_i^2)e^{j2\theta_i} \right)
\]

\[
\phi_{local} = \arctan \left( \frac{\tilde{S}}{\tilde{C}} \right)
\]

\[
\tilde{C} = \sum_i c_i \cos(\theta_i - \theta_{local})
\]

\[
\tilde{S} = \sum_i s_i \cos(\theta_i - \theta_{local})
\]

For an example of the outputs, see Figure 3B. Please note that equation (2) uses the value of the energy instead of magnitude as weighting factor for orientation computation (square root operation avoided). The effect on the orientation accuracy is indiscernible but significantly reduces hardware delays as shown in [2].

3.3. Image processing core for real-time computation of magnitude, phase and orientation

The equations (1-3) have been used for designing our real-time architecture with reconfigurable hardware. The processing core is a long-datapath pipelined architecture whose parallelism grows along the stages to keep our throughput goal of one pixel output per clock cycle. This is a key factor to achieve high performance in our system.

The proposed architecture is based on the system described in [2]. Nevertheless, we have increased the bitwidth of the different variables as well as modified the way of computing the phase to significantly increase the system accuracy. The new circuit architecture is schematically shown in Figure 2.
Figure 2. Image feature processing core. Coarse pipeline stages are represented at the top, and long-datapath scalar units, at the bottom. The number of parallel datapaths increases according to the algorithm structure. The entire system has more than 10^9 pipelined stages (without counting other interfacing hardware controllers such as memory or video input/output interfaces). This allows for the computation of the three image features at one estimation per clock cycle. The number of substages for each coarse-pipeline stage is indicated in brackets in the upper part of the figure. Note that long buffers are required in the last stage to account for the data dependencies that are required at this point.

The resulting core resource consumption and performance is shown in table 1. Note that, taking advantage of the highly pipelined architecture, for each clock cycle the core is able to process one pixel, resulting in a very high performance circuit.

The comparison with our previous results of [2] indicate that the new version consumes significantly more resources. This is mainly due to two factors. First, the bit-width of the variables has been increased to make them similar to a 16-bit software implementation. Second, the new phase computation technique requires to delay the 16 quadrature filters values until the orientation value is ready. In order to avoid degrading the system throughput, this is done by using 16 memory buffers of distributed memory. Although this consumes a high quantity of resources, it is justified because the new phase estimations are much more accurate.

4. Early cognitive vision in a coarse parallel architecture

At the stage of early cognitive vision, the processing is parallelized in a more coarsely fashion. The computer used for this stage has two AMD Opteron 285 2.6GHz dual core processors giving a total of four cores. Two processes are computed at this stage: 2D–primitive extraction for each camera and stereo computation generating 3D–primitives.

The primitives can be seen as a functional abstraction of so called 'hypercolumns' which are a cortical structure in the visual area V1 (see [7]) in which different aspects (or modalities) of visual information such as orientation, colour, local motion, and disparity are processed at a certain retinal position. The primitives cover the very same modalities that are known to be processed in a hypercolumn and condense this information to be accessible and usable for higher level processes (for a more detailed discussion of the biological analogy see [13]).

4.1. 2D–primitive extraction

2D–primitives are sparse image descriptor, that are extracted at contours. The primitives form a feature vector containing the edge position with sub–pixel accuracy, the local orientation, phase (contrast transition) and colour on both sides of the edge. The extraction is performed on the information from the filter responses — magnitude, orientation and phase — provided by the early vision stage (see figure 3A+B). Figure 3C shows the extracted primitives from the left image in figure 3A. For details see [13].

4.2. Stereo computation

2D–primitives are extracted on stereo pairs of images and are matched using the epipolar line (the images were rectified in the preprocessing stage) and similarity constraints. 3D–primitives are then reconstructed from the matched pairs of 2D–primitives (see figure 3D). For further information, see [13, 16].

Figure 4 shows the pipelined structure of the parallelization scheme and how the different cores are utilized.

As displayed in figure 4, three cores are used for computation and the last core is used to visualize the results of the different processes. The 2D–primitive extraction need to be finished before stereo computation can begin. Consequently, there is a delay of two time steps before the 3D–primitives are ready for visualization and other processes.

1These processes are programmed in C++ and compiled with O3 optimization
Table 1. Complete system resources required for the local image features computing core. The circuits have been synthesized on a Xilinx FPGA Virtex II XC2V600-4. Results obtained using the Xilinx ISE Foundation software. (EMBS stands for embedded memory blocks). 'Max image resolution' states the maximum image resolution that the core can handle. In this setup, the core processes 512x512 image pairs.

<table>
<thead>
<tr>
<th>Slices/(%)</th>
<th>EMBS / (%)</th>
<th>Embedded multipliers /(%</th>
<th>Max clock frequency</th>
<th>Max image resolution</th>
<th>Fps</th>
</tr>
</thead>
<tbody>
<tr>
<td>20512 (60%)</td>
<td>9 (6%)</td>
<td>121 (84%)</td>
<td>40.5</td>
<td>1024x1024</td>
<td>38.6</td>
</tr>
</tbody>
</table>

Figure 3. Illustration of the primitive extraction stage. A) original images (left and right); B) filter responses for the left image; C) extraction of 2D–primitives in the left image; and D) stereo reconstruction of 3D–primitives.

Figure 4. Pipelined structure of the parallelization scheme demonstrating what is computed on the four different cores at different times. The numbers in the boxes illustrate the index of the image data.

5. Results

Table 2 shows the latency measurements of the different stages of the hybrid system and a corresponding sequential system running on a single core processing a pair of 512x512 images.

The time used by the two processes at the early cognitive vision stage vary slightly depending on the number of primitives which depend on the number of edge structures in the scene.

The measurements add up to a latency of 0.69s through the hybrid system and 2.31s through a sequential equivalent. Some of the latencies of the processes in the sequential system are multiplied by two since they need to be performed on both the left and right image.

Even though the latencies of the processes at early vision and early cognitive vision stages in the hybrid system are equal, there is a huge difference in the throughput of the different stages due to the massively pipelined FPGA implementations. The FPGA implementation handling the preprocessing can execute around 40fps ([10]), the early vision core handles 38.6fps (table 1), whereas each of the processes at the early cognitive vision stage can handle $\frac{1}{0.2s/frame} = 5 fps$. 

245
Table 2. Latency measurements. The latency adds up to 0.69s for the hybrid system and 2.31s for the sequential system. The frequency of the hybrid system is limited by the processes at the early cognitive vision stage to \( \frac{1}{0.2s/frame} = 5fps \), whereas the frequency of the sequential system is \( \frac{1}{2.31s/frame} \approx 0.43fps \).

<table>
<thead>
<tr>
<th>Stage</th>
<th>Process</th>
<th>Hybrid</th>
<th>Sequential</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preprocessing</td>
<td>Pike image acquisition and IEEE 1394a transfer</td>
<td>0.06s</td>
<td>0.06s</td>
</tr>
<tr>
<td></td>
<td>Bayer demosaic, ROI/DS, and undist+rect</td>
<td>0.03s</td>
<td>2×0.45s</td>
</tr>
<tr>
<td>Early Vision</td>
<td>Magnitude, orientation and phase</td>
<td>0.20s</td>
<td>2×0.43s</td>
</tr>
<tr>
<td>Early Cognitive Vision</td>
<td>2D–primitive extraction</td>
<td>0.20s</td>
<td>2×0.20s</td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td>0.69s</td>
<td>2.31s</td>
</tr>
</tbody>
</table>

6. Conclusion

In this paper, we have presented a hybrid architecture consisting of FPGAs and a multicore PC for the processing of multi-modal visual primitives. The processing speed has been improved significantly compared to a sequential system — from 0.43fps to 5fps — but the system has potential for speeding up the overall processing even further (see below). Also the latency of the system has been decreased from 2.31s to 0.69s. This increase of performance is crucial for the two application domains we are working in, i.e., robotics and driver assistance.

The bottleneck of the system is the last stage — early cognitive vision — limiting the system to perform at 5fps. In the future, we will investigate ways of improving this, e.g. using newer and faster processors with more cores or putting parts of the processes on FPGAs/GPUs. The latency is still a factor 3 larger than in the the human visual system [9]. However, we plan that the FPGA PCI board for the early vision stage will be placed directly in the multicore Ubuntu-PC, thus removing the latency caused by the Windows-PC.

7. Acknowledgement

This work has been supported by the European Commission - FP6 Project DRIVSCO (IST-016276-2). Thank you to Nicolas Pugeault for providing material for figure 3. Thank you to Kai Welke for his support concerning computing on the coarse parallel machine.

References